## IN THE CLAIMS:

The text of all pending claims, (including withdrawn claims) is set forth below. Cancelled and not entered claims are indicated with claim number and status only. The claims as listed below show added text with <u>underlining</u> and deleted text with strikethrough. The status of each claim is indicated with one of (original), (currently amended), (cancelled), (withdrawn), (new), (previously presented), or (not entered).

None of the claims have been amended or cancelled. The following is a list of all pending claims and their current status for the convenience of the Examiner.

## (ORIGINAL) A recording/reproducing apparatus comprising;

a data scrambler having a random data generator for generating random data in a cycle of 32 KB in order to scramble data having structure of 2 KB for a sector or a data frame and 64 KB for an ECC block.

(ORIGINAL) The apparatus of claim 1, wherein the random data generator comprises:

a 15-bit serial register  $r_0$  through  $r_{14}$  for generating the random data by shifting left synchronized with a clock input for scrambling; and

an exclusive OR gate for outputting an exclusive OR value exclusive-ORing output from a higher-most register  $r_{14}$  and output from a lower register  $r_{10}$  to a lower-most register  $r_{0}$ ,

wherein the scrambler includes an exclusive OR logic circuit which supplies a result of exclusive-ORing 1-byte input data  $D_0$  through  $D_7$  and each of the 8 outputs of lower registers  $r_0$  through  $r_{7a}$  after left-shifting the 15-bit register  $r_0$  through  $r_{1a}$  8 times.